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Abstract 
We propose a structure based compact model for out-
put capacitance (Coss) of trench Field-Plate MOSFET. Ap-
propriate equations were considered for Coss curves in 
three regions. Output charge (Qoss) and stored energy 
(Eoss) that were calculated by the proposed model corre-
sponded very well to TCAD results. In assumption of 10 
A and 2 MHz operation, conduction loss of 1.0 W and out-
put charge loss of 1.26 W were estimated. 
 
1. Introduction 
Various power devices contribute to reduce energy con-
sumption in current electronics society. Among those, low-
voltage power MOSFETs market are still growing. Especially, 
trench gate Field-Plate MOSFETs (FP-MOSFETs) have been 
applied in wide voltage ranged circuits from 12 to 250 V [1]-
[2]. General power loss in power converters is given by the 
following components; the conduction loss (PCON), the 
switching loss (PSW), the gate drive loss (PGD) and the output 
charge loss (PQoss) [3]. The FP-MOSFET which has ultra-low 
specific on-resistance (RONA) and gate-drain charge (Qgd) can 
reduce the PCON and the PSW drastically. However, due to the 
featured device structure, the output capacitance (Coss) which 
leads to the PQoss, especially in case of MHz switching, is sig-
nificant issue compared to old-fashioned planar gate double-
diffused MOSFET (D-MOSFET) and trench gate MOSFET. 
In this paper, we propose a structure based compact model 
for the Coss. The proposed model can be described by struc-
tural parameters such as device dimensions and impurity con-
centration, it does not need any measurement of the electrical 
characteristics. In this model, we considered the components 
of the Coss in detail. It enables the power loss prediction of 
next generation FP-MOSFET. 
2. Device parameters and basic characteristics 
In this study, we chose 100 V rating MOSFET as a motive 
device which applied to e.g. high performance server. As 
shown in Figs. 1(a) and 1(b), unit cell width (WCell) of the gra-
dient FP-MOSFET, which is recognized current ideal FP 
structure [2], [4], can be narrower than that of D-MOSFET 
due to FP effect in the drift layer with maintaining sufficient 
breakdown voltage (VB). Moreover, it can make drift layer 
concentration (ND) ten times higher than conventional one as 
shown in Table I. Therefore, ultra-low RONA can be achieved 
in the FP-MOSFET and it is approximately one-sixth of that 
of the D-MOSFET as simulated by TCAD (Table II). 
Fig. 2(a) shows the drain voltage dependence of parasitic 
capacitances which are the input capacitance (Ciss), the re-
verse transfer capacitance (Crss) and the Coss. In the FP-
MOSFET, the field plate connects to the source electrode, 
thus the Coss includes two drain-source capacitance compo-
nents (Cds1, Cds2) and gate-drain capacitance (Cgd). The Coss is 
expressed as  
𝐶𝑜𝑠𝑠 = 𝐶𝑑𝑠1 + 𝐶𝑑𝑠2 + 𝐶𝑔𝑑.   (1) 
As an approach for the Coss modeling in this complicated 
structure, we consider the capacitance curves divided to three 
regions shown in Figs. 2(a) and 2(b). Region (i), Vds = 0~30 
V, indicates depletion layer capacitance of plane pn-junction 
(Cj). Region (ii), Vds = 0~60 V, includes FP-oxide capacitance 
(COX) and depleted mesa region capacitance (CDep) along the 
trench. In region (iii), Vds = 60~100 V, trench bottom capaci-
tance is added.  
(a)  (b)  (c) 
Fig. 1. Cross sectional device structures of (a) conventional D-
MOSFET and (b) gradient FP-MOSFET. (c) Structural parameters 
of FP-MOSFET (half-cell structure) to describe capacitance model. 
Table I. Structural parameters for D-MOSFET and FP-MOSFET. 
 
Table II. TCAD simulated static characteristics. 
3. Description of compact model for Coss 
Junction capacitance (Cds1 = Cj) 
In region (i), the depletion layer of the pn-junction ex-
tends down to vertical direction of the drift layer as increasing 
Vds. The Cj is divided to Cj0 and Cj1, those are given by  
𝐶𝑗0 = √
𝑞𝑁𝐷𝜀𝑆𝑖𝜀0
2(𝑉𝑑𝑠+𝑉𝑏𝑖)
⋅
𝑊𝑀𝑒𝑠𝑎
𝑊𝐶𝑒𝑙𝑙
 , 𝑉𝑑𝑠 < 1,  (2) 
𝐶𝑗1 =
𝜀𝑆𝑖𝜀0
𝑦0+𝑋
⋅
𝑊𝑀𝑒𝑠𝑎−2𝑊(𝑉,𝑦)
𝑊𝐶𝑒𝑙𝑙
, 𝑉𝑑𝑠 ≥ 1,  (3) 
where q is elementary charge, Si0 is permittivity of silicon, 
Vbi is built-in potential and other parameters are shown in Fig. 
1(c) and Table I. W(V,y) is a depletion layer width in the mesa 
region along the sloping FP, and given by  
𝑊(𝑉, 𝑦) = −
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦) + √(
𝜀𝑆𝑖 𝑐𝑜𝑠 𝜃1
𝜀𝑂𝑋 𝑐𝑜𝑠 𝜃2
∙ 𝑇(𝑦))
2
+
2𝜀𝑆𝑖𝜀0
𝑞𝑁𝐷
∙ 𝑉𝑑𝑠, (4) 
where OX0 is permittivity of oxide. W(V,y) varies depending 
on TFPOX and depletion layer depth of center of the mesa (y0). 
FP-oxide and depletion capacitance along the trench (Cds2) 
In region (ii), when the Vds is less than 1 V, initial value 
of the Cds2 nearly equals to the COX which is given by  
𝐶𝑂𝑋 =
2(𝐷𝑇−(𝑋𝐽𝐵+𝑋+𝑇𝐹𝑃𝑂𝑋_𝑏))𝜀𝑂𝑋𝜀0
𝑊𝐶𝑒𝑙𝑙(𝑇𝐹𝑃𝑂𝑋_𝑏−𝑇𝐹𝑃𝑂𝑋_𝑡)
⋅ 𝑙𝑛
𝑇𝐹𝑃𝑂𝑋_𝑏
𝑇𝐹𝑃𝑂𝑋_𝑡
, 𝑉𝑑𝑠 < 1. (5) 
As can be seen in Fig. 2(b), the mesa region is depleted grad-
ually in lateral direction by the FP effect and is linearly de-
pleted in vertical direction because of the electric field uni-
formity [1]. Differential equation of W(V,y) expresses a volt-
age change of the electric charge in the region (ii). Therefore, 
the capacitance including the COX and the CDep is provided by  
𝐶(𝑉) =
2∙∫ 𝑞𝑁𝐷
𝑑
𝑑𝑉
(𝑊(𝑉,𝑦))𝑑𝑦
𝑦𝑏
𝑦0
𝑊𝐶𝑒𝑙𝑙
, 𝑉𝑑𝑠 ≥ 1. (6) 
Trench bottom capacitance (Cds3) 
When the Vds becomes approximately 60 V, the y0 
reaches the almost same depth of bottom of the FP. For Vds > 
60 V, the Cds2 decreases continuously in this model, therefore 
the trench bottom capacitance Cds3 has to add to total capaci-
tance. This value is calculated as 3.3 nF/cm2. 
As a result, total Coss is expressed by Eqs. (2), (3), (5) and 
(6) and the Cds3. We confirmed that the Coss model showed 
good agreement with simulated Coss by TCAD (Fig. 3). 
 
4. Validation and application of proposed model 
By using the proposed model, output charge Qoss and 
stored energy Eoss in the output capacitance are calculated as  
𝑄𝑜𝑠𝑠 = ∫ 𝐶𝑜𝑠𝑠𝑑𝑉, (7)   𝐸𝑜𝑠𝑠 = ∫ 𝐶𝑜𝑠𝑠𝑉𝑑𝑠𝑑𝑉. (8) 
The Vds dependence of both the Qoss and the Eoss are corre-
sponded very well to TCAD results (Fig. 4). The capacitance 
of the D-MOSFET was modelled by similar manner of sec-
tion 3. When products are designed for same RON = 10 m, a 
die size of the FP-MOSFET is one-sixth of that of the D-
MOSFET, as mentioned in section 2. In case of 50 V supply 
voltage, figure-of-merit (FOM) of RON·Eoss improves by 25 %. 
Assuming 10 A and 100 kHz to 2 MHz operation, main power 
losses were estimated as Fig. 5, e.g. PCON = 1.0 W and PQoss = 
1.26 W at 2 MHz. (About POFF, it was relatively small.) 
 
5. Conclusions 
We proposed the structure based compact model for the 
Coss of the latest FP-MOSFET. The calculated Qoss and Eoss 
corresponded very well to TCAD results, and we could dis-
cuss the FOM and the power loss. Regarding next generation 
FP-MOSFET, it is expected that the proposed compact model 
is useful for the device performance prediction. 
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 (a)   (b) 
Fig. 2. Simulated (a) capacitance curves with drain voltage depend-
ence and (b) potential contours (black lines) and depletion layer 
(white lines) at Vds=1V, 30V and 60V in the FP-MOSFET. 
 
Fig. 3. Calculated output capacitance (Coss) components of FP-
MOSFET by compact model and simulated Coss by TCAD. 
 
(a)   (b) 
Fig. 4. Calculated (a) Qoss and (b) Eoss of D-/FP-MOSFET by com-
pact model compared to TCAD. Die size on same RON products. 
Fig. 5. Estimated power losses of 
FP-MOSFET in assumption of 
10A and 100k to 2MHz operation.  
